A Novel Design of SET-CMOS Half Subtractor and Full Subtractor

International Journal of Computer Applications
doi 10.5120/20032-2134
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Foundation of Computer Science

Related search

Design a Low Power Half-Subtractor Using .90µm CMOS Technology

IOSR journal of VLSI and Signal Processing
2013English

Delay Analysis of Half Subtractor Using CMOS and Pass Transistor Logic

International Journal of Computer Applications
2016English

Area Efficient Full Subtractor Based on Static 125nm CMOS Technology

International Journal of Trend in Scientific Research and Development
2018English

Minimizing Power Consumption in CMOS Full Subtractor Using SVL Technique

International Journal of Computer Applications
2015English

[2, 2-Bipyridyl]-3, 3-Diol as a Molecular Half-Subtractor

English

High Performance Low Leakage Power Full Subtractor Circuit Design Using Rate Sensing Keeper

International Journal of Research in Engineering and Technology
2014English

A Novel Low Power Adder-Subtractor Using Efficient XOR Gates

Journal of Applied Sciences
2014English

Molecular Logic: A Half-Subtractor Based on Tetraphenylporphyrin [J. Am. Chem. Soc.2003,125, 11198−11199].

Journal of the American Chemical Society
BiochemistryColloidCatalysisChemistrySurface Chemistry
2003English

All-Optical Adder/Subtractor Based on Terahertz Optical Asymmetric Demultiplexer

Chinese Optics Letters
Electronic EngineeringOpticsMolecular Physics,OpticalElectricalAtomicMagnetic MaterialsElectronic
2009English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy