Congestion-Aware Power Grid Optimization for 3D Circuits Using MIM and CMOS Decoupling Capacitors
doi 10.1109/aspdac.2009.4796477
Full Text
Open PDFAbstract
Available in full text
Date
January 1, 2009
Authors
Publisher
IEEE
Available in full text
January 1, 2009
IEEE