Adaptive Zone-Aware Multi-Bank on Chip Last Level L2 Cache Partitioning for Chip Multiprocessors

International Journal of Computer Applications
doi 10.5120/1131-1482
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Foundation of Computer Science

Related search

Author Retrospective for Cooperative Cache Partitioning for Chip Multiprocessors

2014English

Software-Hardware Cooperative DRAM Bank Partitioning for Chip Multiprocessors

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2010English

Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors

2005English

Optimizing Shared Cache Behavior of Chip Multiprocessors

2009English

Photonic Networks-On-Chip for Future Generations of Chip Multiprocessors

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
2008English

Energy-Aware Computation Duplication for Improving Reliability in Embedded Chip Multiprocessors

2006English

System-Level Energy Modeling for Heterogeneous Reconfigurable Chip Multiprocessors

2006English

Adaptive Virtual Channel Partitioning for Network-On-Chip in Heterogeneous Architectures

ACM Transactions on Design Automation of Electronic Systems
Computer Science ApplicationsElectronic EngineeringComputer GraphicsElectricalComputer-Aided Design
2013English

Optimizing Array-Intensive Applications for On-Chip Multiprocessors

IEEE Transactions on Parallel and Distributed Systems
HardwareComputational TheorySignal ProcessingArchitectureMathematics
2005English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy