The CMP Process and Cleaning Solution for Planarization of Strain-Relaxed SiGe Virtual Substrates in MOSFET Applications

Journal of the Electrochemical Society - United States
doi 10.1149/1.2149291