Amanote Research
Register
Sign In
Interconnect-Driven Floorplanning by Searching Alternative Packings
doi 10.1109/aspdac.2003.1195051
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
E.F.Y. Young
Publisher
IEEE
Related search
Noise-Aware Buffer Planning for Interconnect-Driven Floorplanning
Noise-Aware Buffer Planning for Interconnect-Driven Floorplanning
TCG-based Multi-Bend Bus Driven Floorplanning
A Timing-Driven Soft-Macro Placement and Resynthesis Method in Interaction With Chip Floorplanning
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Electrical
Software
Computer Graphics
Computer-Aided Design
Electronic Engineering
Floorplanning With Pin Assignment
Sharp Sphere Packings
An Area-Optimality Study of Floorplanning
Searching for Images by Video
International Journal of Multimedia Information Retrieval
Media Technology
Information Systems
Library
Information Sciences
Incorporating Yield Enhancement Into the Floorplanning Process
IEEE Transactions on Computers
Hardware
Architecture
Mathematics
Computational Theory
Theoretical Computer Science
Software
