Architectural Techniques for Accelerating Subword Permutations With Repetitions
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - United States
doi 10.1109/tvlsi.2003.812318
Full Text
Open PDFAbstract
Available in full text
Date
June 1, 2003
Authors
Publisher
Institute of Electrical and Electronics Engineers (IEEE)