Design of FPGA Based 32-Bit Floating Point Arithmetic Unit and Verification of Its VHDL Code Using MATLAB

International Journal of Information Engineering and Electronic Business
doi 10.5815/ijieeb.2014.01.01
Full Text
Abstract

Available in full text

Date
Authors
Publisher

MECS Publisher

Related search

Processor Design Using 32 Bit Single Precision Floating Point Unit

International Journal of Trend in Scientific Research and Development
2018English

Implementation and Design of 32 Bit Floating-Point ALU on a Hybrid FPGA-ARM Platform

2019English

Design and Implementation of Synthesizable 32-Bit Four Stage Pipelined RISC Processor in FPGA Using Verilog/VHDL

Nepal Journal of Science and Technology
2015English

Design and Implementation of Floating Point FFT Processor Using VHDL

IOSR Journal of VLSI and Signal Processing
2013English

ASIC Implementation of 32 and 64 Bit Floating Point ALU Using Pipelining

International Journal of Computer Applications
2014English

Novel Design of 32-Bit Asynchronous (RISC) Microprocessor & Its Implementation on FPGA

International Journal of Information Engineering and Electronic Business
2018English

Floating-Point Arithmetic

2005English

A 231-MHz, 2.18-mW 32-Bit Logarithmic Arithmetic Unit for Fixed-Point 3-D Graphics System

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
2006English

Implementation of 64 Bit Complex Floating-Point Multiplier on FPGA Using Vedic Mathematics Sutra- Urdhva Tiryagbhyam

International Journal of Innovative Technology and Exploring Engineering
Mechanics of MaterialsElectronic EngineeringCivilStructural EngineeringElectricalComputer Science
2020English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy