A 65-Nm-Cmos 100-MHz 87%-Efficient DC-DC Down Converter Based on Dual-Die System-In-Package Integration

doi 10.1109/ecce.2009.5316334
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE


Related search