Enhanced 3 × VDD-tolerant ESD Clamp Circuit With Stacked Configuration

IEICE Electronics Express - Japan
doi 10.1587/elex.14.20160901
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Related search

Electrical Characteristics of Novel SCR - Based ESD Protection for Power Clamp

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2012English

ESD Circuit Synthesis and Analysis Using TCAD and SPICE

English

Error Tolerant Address Configuration for Data Center Networks With Malfunctioning Devices

2012English

Fault Tolerant Permanent Magnet Drives: Operating Under Open-Circuit and Short-Circuit Switch Faults

KMUTNB International Journal of Applied Science and Technology
2014English

A Regenerative Active Clamp Circuit for DC/AC Converters With High-Frequency Isolation in Photovoltaic Systems

English

Enhanced Fault-Tolerant Quantum Computing Ind-Level Systems

Physical Review Letters
AstronomyPhysics
2014English

Stacked Packaging Laminar-Convection-Cooled Printed Circuit Using the Entropy Generation Minimization Method

Journal of Thermophysics and Heat Transfer
Condensed Matter PhysicsMechanical EngineeringSpaceFluid FlowPlanetary ScienceTransfer ProcessesAerospace Engineering
2008English

Clamp-On….clamp-Off

Journal of Thoracic and Cardiovascular Surgery
Respiratory MedicinePulmonaryCardiovascular MedicineSurgeryCardiology
2019English

Enhanced Estimations of Post-Stroke Aphasia Severity Using Stacked Multimodal Predictions

Human Brain Mapping
Nuclear MedicineRadiologyUltrasound TechnologyAnatomyRadiologicalNeurologyImaging
2017English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy