Scheduling Tests for VLSI Systems Under Power Constraints
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - United States
doi 10.1109/92.585217
Full Text
Open PDFAbstract
Available in full text
Date
June 1, 1997
Authors
Publisher
Institute of Electrical and Electronics Engineers (IEEE)