Scheduling Tests for VLSI Systems Under Power Constraints

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - United States
doi 10.1109/92.585217
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Scheduling Tests for 3D Stacked Chips Under Power Constraints

2011English

List Scheduling in Embedded Systems Under Memory Constraints

International Journal of Parallel Programming
Theoretical Computer ScienceInformation SystemsSoftware
2014English

Nanoelectromechanical Systems for Ultra-Low-Power Computing and VLSI

2009English

Production Scheduling for Continuous Manufacturing Systems With Quality Constraints

Production and Manufacturing Research
IndustrialManufacturing Engineering
2014English

Power Control Under Finite Power Constraints

Communications in Information and Systems
2001English

Two-Machine Scheduling Under Arbitrary Precedence Constraints

Journal of the Operations Research Society of Japan
Management ScienceDecision SciencesOperations Research
1977English

Motion Planning for Multiple Systems Under Coordinated Constraints

IFAC Proceedings Volumes
2005English

A Parallel-Machine Scheduling With Periodic Constraints Under Uncertainty

Advances in Mechanical Engineering
Mechanical Engineering
2019English

Near Optimum Power Control and Precoding Under Fairness Constraints in Network MIMO Systems

International Journal of Digital Multimedia Broadcasting
CommunicationMedia TechnologyElectricalElectronic Engineering
2010English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy