Correction To: A Subthreshold Low-Power CMOS LC-VCO With High Immunity to PVT Variations

Analog Integrated Circuits and Signal Processing - Netherlands
doi 10.1007/s10470-017-1068-2
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Springer Science and Business Media LLC

Related search

A Subthreshold Low-Voltage Low-Phase-Noise CMOS LC-VCO With Resistive Biasing

Circuits and Systems
2015English

Ultra-Low Power, Low Phase Noise 10 GHz LC VCO in the Subthreshold Regime

Circuits and Systems
2013English

A Low-Power K-Band CMOS Current-Mode Up-Conversion Mixer Integrated With VCO

IEICE Transactions on Electronics
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2009English

Low Power Low Jitter 0.18 CMOS Ring VCO Design With Strategy Based on EKV3.0 Model

International Journal of Advanced Computer Science and Applications
Computer Science
2017English

A 0.23mW Self-Biased Current-Reuse CMOS LC-VCO Based on Novel Interposed Network

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2017English

Correction To: Ultra-Low-Power Bulk-Driven Fully Differential Subthreshold OTAs With Partial Positive Feedback for Gm-C Filters

Analog Integrated Circuits and Signal Processing
SurfacesSignal ProcessingHardwareArchitectureFilmsCoatings
2018English

Compact Low-Power High Slew-Rate CMOS Buffer Amplifier With Power Gating Technique

International Journal of VLSI Design & Communication Systems
2014English

Novel Technique to Implement Low Power Differential Delay Cell Ring VCO With Variable Centre Frequency

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

A 5 GHz Fully Integrated Full PMOS Low Phase Noise LC VCO

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy