Faster Interleaved Modular Multiplier Based on Sign Detection
International Journal of VLSI Design & Communication Systems
doi 10.5121/vlsic.2012.3114
Full Text
Open PDFAbstract
Available in full text
Date
February 29, 2012
Authors
Publisher
Academy and Industry Research Collaboration Center (AIRCC)