Comprehensive Understanding of PBTI and NBTI Reliability of High-K / Metal Gate Stacks With EOT Scaling to Sub-1nm

doi 10.7567/ssdm.2007.a-3-2
Full Text
Abstract

Available in full text

Date
Authors
Publisher

The Japan Society of Applied Physics

Related search

Degradation and Breakdown of Sub-1nm EOT HfO2/Metal Gate Stacks

2006English

The Improvement of Reliability of High-K/Metal Gate pMOSFET Device With Various PMA Conditions

Active and Passive Electronic Components
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2012English

Multi-Technology Measurements of Nitrided Oxide and High-K Gate Stacks

AIP Conference Proceedings
AstronomyPhysics
2005English

A Study of Low-Frequency Noise on High-K/Metal Gate Stacks With in Situ SiOx Interfacial Layer

2013English

Ultimate Scaling of High-K Gate Dielectrics: Current Status and Challenges

2012English

Metal-Gate-Induced Reduction of the Interfacial Layer in Hf Oxide Gate Stacks

Journal of Vacuum Science and Technology A: Vacuum, Surfaces and Films
SurfacesFilmsInterfacesCondensed Matter PhysicsCoatings
2007English

Ultrathin HfO[sub 2](EOT<0.75 Nm) Gate Stack With TaN∕HfN Electrodes Fabricated Using a High-Temperature Process

Electrochemical and Solid-State Letters
2005English

Statistical Reliability Analysis of NBTI Impact on FinFET SRAMs and Mitigation Technique Using Independent-Gate Devices

2012English

Intermodulation Linearity in High-K/Metal Gate 28 Nm RF CMOS Transistors

Electronics (Switzerland)
ControlElectronic EngineeringSignal ProcessingComputer NetworksSystems EngineeringHardwareCommunicationsElectricalArchitecture
2015English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy