Modeling of Parasitic Source/Drain Resistance in FinFET Considering 3D Current Flow
Journal of the Institute of Electronics and Information Engineers
doi 10.5573/ieek.2013.50.10.067
Full Text
Open PDFAbstract
Available in full text
Date
October 25, 2013
Authors
Publisher
The Institute of Electronics Engineers of Korea