Amanote Research
Register
Sign In
A Reconfigurable Cache Architecture for Energy Efficiency
doi 10.1145/2016604.2016616
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2011
Authors
Karthik T. Sundararajan
Timothy M. Jones
Nigel Topham
Publisher
ACM Press
Related search
Evaluating Trace Cache Energy Efficiency
Transactions on Architecture and Code Optimization
Hardware
Information Systems
Architecture
Software
A Novel Energy Efficiency Algorithm in Green Mobile Networks With Cache
Eurasip Journal on Wireless Communications and Networking
Computer Networks
Computer Science Applications
Signal Processing
Communications
Comparative Study of Reconfigurable Cache Memory
Cihan University-Erbil Scientific Journal
CCNoC: Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers
Reconfigurable Cache for Real-Time MPSoCs: Scheduling and Implementation
Microprocessors and Microsystems
Computer Networks
Hardware
Communications
Architecture
Artificial Intelligence
Software
Checkpoint Aware Hybrid Cache Architecture for NV Processor in Energy Harvesting Powered Systems
A Self-Aware, Reconfigurable Architecture for Context Awareness
A Security Architecture for Reconfigurable Networked Embedded Systems
International Journal of Wireless Information Networks
Electronic Engineering
Computer Networks
Hardware
Communications
Electrical
Architecture
Information Architecture for Reconfigurable Production Systems
DAAAM International Scientific Book