Amanote Research
Register
Sign In
Optimizing Memory Bandwidth of a Multi-Channel Packet Buffer
doi 10.1109/glocom.2005.1577359
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2005
Authors
S. Dharmapurikar
S. Kumar
J. Lockwood
P. Crowley
Publisher
IEEE
Related search
Buffer Coding for Asymmetric Multi-Level Memory
A Flexible High-Bandwidth Low-Latency Multi-Port Memory Controller
Vietnam Journal of Science and Technology
Multi-Electron Wave Packet Transport Dynamics in Nanoscale Channel
Ultra High Speed Packet Buffering Using "Parallel Packet Buffer"
Sharing Buffer Pool Memory in Multi-Tenant Relational Database-As-A-Service
Proceedings of the VLDB Endowment
Computer Science
Buffer and Bandwidth Allocation for Diffserv Classes
Buffer Management for Aggregated Streaming Data With Packet Dependencies
Nearly Optimal FIFO Buffer Management for Two Packet Classes
Computer Networks
Computer Networks
Communications
Performance Analysis of Resilient Packet Rings With Single Transit Buffer
