Architecture of a Fieldbus Message Scheduler Coprocessor Based on the Planning Paradigm

Microprocessors and Microsystems - Netherlands
doi 10.1016/s0141-9331(01)00149-1