Vlsi Design of Efficient Encoding Technique Using Rols Method for Wave Applications

International Journal of Research in Engineering and Technology
doi 10.15623/ijret.2015.0426009
Full Text
Abstract

Available in full text

Date
Authors
Publisher

eSAT Publishing House

Related search

VLSI Design of a Power-Efficient Object Detector Using PCANet

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2018English

An Effective Implementation of SOL’s Technique for Power and Coding Efficient VLSI Architecture in DSRC Applications

International Journal of VLSI & Signal Processing
2016English

Fully Reused VLSI Architecture of FM0/Manchester Encoding Technique for Memory Application

International Journal of Applied Science and Engineering
2015English

Efficient VLSI Architecture for Modified Blowfish Algorithm for Military Applications

International Journal for Research in Applied Science and Engineering Technology
2019English

A VLSI Design for an Efficient Multiprocessor Cache Memory

Microelectronics Reliability
SurfacesElectronic EngineeringCondensed Matter PhysicsElectronicMolecular Physics,NanoscienceFilmsOpticalElectricalAtomicMagnetic MaterialsNanotechnologyReliabilitySafetyCoatingsOpticsQualityRisk
1992English

Efficient Algorithms for the Minimum Shortest Path Steiner Arborescence Problem With Applications to VLSI Physical Design

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
1998English

Design and Implementation of Ternary Logic Circuits for VLSI Applications

International Journal of Innovative Technology and Exploring Engineering
Mechanics of MaterialsElectronic EngineeringCivilStructural EngineeringElectricalComputer Science
2020English

Efficient Heuristics for the Minimum Shortest Path Steiner Arborescence Problem With Applications to VLSI Physical Design

1997English

Design of an Efficient Binary Vedic Multiplier for High Speed Applications Using Vedic Mathematics With Bit Reduction Technique

Circuits and Systems
2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy