Amanote Research
Register
Sign In
Analog-Decoder Experiments With Subthreshold CMOS Soft-Gates
doi 10.1109/iscas.2003.1205506
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
M. Frey
H.-A. Loeliger
F. Lustenberger
P. Merkli
P. Strebel
Publisher
IEEE
Related search
Subthreshold CMOS Logic Design Using Parallel Transistor Stacks
Threshold-Logic Devices Consisting of Subthreshold CMOS Circuits
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Electronic Engineering
Computer Graphics
Signal Processing
Applied Mathematics
Electrical
Computer-Aided Design
A Subthreshold Low-Voltage Low-Phase-Noise CMOS LC-VCO With Resistive Biasing
Circuits and Systems
Correction To: A Subthreshold Low-Power CMOS LC-VCO With High Immunity to PVT Variations
Analog Integrated Circuits and Signal Processing
Surfaces
Signal Processing
Hardware
Architecture
Films
Coatings
4-Bit Multiplier Design Using CMOS Gates in Electric VLSI
International Journal of Recent Technology and Engineering
Engineering
Management of Technology
Innovation
Compensating Temperature-Dependent Characteristics of a Subthreshold-Mosfet Analog Silicon Neuron
Journal of Robotics, Networking and Artificial Life
BTI Impact on Logical Gates in Nano-Scale CMOS Technology
Temperature-Compensated CMOS Current Reference Circuit for Ultralow-Power Subthreshold LSIs
IEICE Electronics Express
Electronic Engineering
Condensed Matter Physics
Optical
Electrical
Magnetic Materials
Electronic
Comparative Analysis of Universal Gates Using McMl and CMOS Technique
International Journal of Computer Applications
