Run-Time Generation of Partial FPGA Configurations for Subword Operations

Microprocessors and Microsystems - Netherlands
doi 10.1016/j.micpro.2012.02.010