Double-Gate Fully-Depleted SOI Transistors for Low-Power High-Performance Nano-Scale Circuit Design
doi 10.1145/383082.383136
Full Text
Open PDFAbstract
Available in full text
Date
January 1, 2001
Authors
Publisher
ACM Press
Available in full text
January 1, 2001
ACM Press