6-T SRAM Cell Design With Nanoscale Double-Gate SOI MOSFETs: Impact of Source/Drain Engineering and Circuit Topology
Semiconductor Science and Technology - United Kingdom
doi 10.1088/0268-1242/23/7/075049
Full Text
Open PDFAbstract
Available in full text
Categories
Date
June 9, 2008
Authors
Publisher
IOP Publishing