Amanote Research
Register
Sign In
Nanometer Mixed-Signal System-On-A-Chip Design
IEEE Circuits and Devices Magazine
doi 10.1109/mcd.2002.1021118
Full Text
Open PDF
Abstract
Available in
full text
Date
July 1, 2002
Authors
E. Chou
B. Sheu
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Related search
Development of Automated Standard Cell Library Characterization (ASCLIC) for Nanometer System-On-Chip Design
System-On-Chip Design and Implementation
IEEE Transactions on Education
Electronic Engineering
Education
Electrical
A Structured System Methodology for FPGA Based System-On-A-Chip Design
A Behavioral Type Inference System for Compositional System-On-Chip Design
Multimedia Terminal System-On-Chip Design and Simulation
Eurasip Journal on Advances in Signal Processing
Hardware
Electronic Engineering
Signal Processing
Electrical
Architecture
CMOS Mixed-Signal Circuits Design on a Digital Array Using Minimum Transistors
IFIP Advances in Information and Communication Technology
Computer Networks
Information Systems
Management
Communications
Methodological Research on Design for Testability of Mixed-Signal IC
Wireless System-On-Chip and System-On-Package Design for Biomedical Applications
Wireless System-On-Chip Sensor Design for Radiotherapy Applications
