Amanote Research
Register
Sign In
Implementation of Large-Scale Fir Adaptive Filters on NVIDIA GeForce Graphics Processing Unit
doi 10.1109/ispacs.2010.5704666
Full Text
Open PDF
Abstract
Available in
full text
Date
December 1, 2010
Authors
Akihiro Hirano
Kenji Nakayama
Publisher
IEEE
Related search
Implementation of FDTD-Compatible Green's Function on Graphics Processing Unit
IEEE Antennas and Wireless Propagation Letters
Electronic Engineering
Electrical
Adaptive-Optics Optical Coherence Tomography Processing Using a Graphics Processing Unit
Efficient Implementation of Multiplier for Digital FIR Filters
International Journal of Engineering Research and
Megapixel Topology Optimization on a Graphics Processing Unit
SIAM Review
Computational Mathematics
Applied Mathematics
Theoretical Computer Science
Implementation of Time-Multiplexed Sparse Periodic FIR Filters for FRM on FPGAs
Adaptive Scalable SVD Unit for Fast Processing of Large LSE Problems
Installation to Production of a Large-Scale General Purpose Graphics Processing Unit (GPGPU) Cluster at the U.S. Army Research Laboratory: Thufir
Graphics Processing Unit–Accelerated Quantitative Trait Loci Detection
Journal of Computational Biology
Genetics
Molecular Biology
Computational Theory
Simulation
Computational Mathematics
Mathematics
Modeling
Area-Efficient VLSI Implementation for Parallel Linear-Phase FIR Digital Filters of Odd Length Based on Fast FIR Algorithm
IOSR Journal of Electrical and Electronics Engineering
