Channel Length Biasing for Improving Read Margin of the 8T SRAM at Near Threshold Operation

Electronics (Switzerland) - Switzerland
doi 10.3390/electronics8060611
Full Text
Abstract

Available in full text

Date
Authors
Publisher

MDPI AG

Related search

Analysis of 8T SRAM Cell at Various Process Corners at 65 Nm Process Technology

Circuits and Systems
2011English

Impact of Gate-Length Biasing on Threshold-Voltage Selection

English

Design of 8T CNTFET SRAM for Ultra-Low Power Microelectronic Applications

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

A Comparative Study of 6T and 8T SRAM Cell With Improved Read and Write Margins in 130 Nm CMOS Technology

WSEAS TRANSACTIONS ON CIRCUITS AND SYSTEMS
2020English

A 65nm 8T Sub-Vt SRAM Employing Sense-Amplifier Redundancy

Digest of Technical Papers - IEEE International Solid-State Circuits Conference
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2007English

Leakage Immune Modified Pass Transistor Based 8T SRAM Cell in Subthreshold Region

International Journal of Reconfigurable Computing
HardwareArchitecture
2015English

Stability Analysis of Sub-Threshold 6T SRAM Cell at 45 Nm for IoT Application

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

Comparative Analysis of 6T, 7T, 8T, 9T, and 10T Realistic CNTFET Based SRAM

Journal of Nanotechnology
Materials Science
2017English

Designing Faster CMOS Sub-Threshold Circuits Utilizing Channel Length Manipulation

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy