Amanote Research
Register
Sign In
Generating SystemC Implementations for Clock Constraints Specified in UML/MARTE CCSL
doi 10.1109/iceccs.2014.24
Full Text
Open PDF
Abstract
Available in
full text
Date
August 1, 2014
Authors
Judith Peters
Robert Wille
Rolf Drechsler
Publisher
IEEE
Related search
Executing AADL Models With UML/MARTE
A UML/MARTE Model Analysis Approach for Detection of Concurrency Faults
Dealing With AADL End-To-End Flow Latency With UML MARTE
An Object-Oriented Hypermedia Reference Model Formally Specified in UML
Generating Linked Data Repositories Using UML Artifacts
Communications in Computer and Information Science
Mathematics
Computer Science
Generating Maude Specifications From UML Use Case Diagrams.
Journal of Object Technology
Software
From Concurrent Multi-Clock Programs to Deterministic Asynchronous Implementations
Fundamenta Informaticae
Information Systems
Algebra
Number Theory
Mathematics
Computational Theory
Theoretical Computer Science
Automatic Generation of S-Lam Descriptions From UML/MARTE for the DSE of Massively Parallel Embedded Systems
Studies in Computational Intelligence
Artificial Intelligence
Ensuring Semantic Spatial Constraints in Virtual Environments Using UML/OCL