Amanote Research

Amanote Research

    RegisterSign In

Generating SystemC Implementations for Clock Constraints Specified in UML/MARTE CCSL

doi 10.1109/iceccs.2014.24
Full Text
Open PDF
Abstract

Available in full text

Date

August 1, 2014

Authors
Judith PetersRobert WilleRolf Drechsler
Publisher

IEEE


Related search

Executing AADL Models With UML/MARTE

2009English

A UML/MARTE Model Analysis Approach for Detection of Concurrency Faults

English

Dealing With AADL End-To-End Flow Latency With UML MARTE

2008English

An Object-Oriented Hypermedia Reference Model Formally Specified in UML

2003English

Generating Linked Data Repositories Using UML Artifacts

Communications in Computer and Information Science
MathematicsComputer Science
2019English

Generating Maude Specifications From UML Use Case Diagrams.

Journal of Object Technology
Software
2009English

From Concurrent Multi-Clock Programs to Deterministic Asynchronous Implementations

Fundamenta Informaticae
Information SystemsAlgebraNumber TheoryMathematicsComputational TheoryTheoretical Computer Science
2011English

Automatic Generation of S-Lam Descriptions From UML/MARTE for the DSE of Massively Parallel Embedded Systems

Studies in Computational Intelligence
Artificial Intelligence
2015English

Ensuring Semantic Spatial Constraints in Virtual Environments Using UML/OCL

2010English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy