A 12b, 50 MS/s, Fully Differential Zero-Crossing Based Pipelined ADC

IEEE Journal of Solid-State Circuits - United States
doi 10.1109/jssc.2009.2032639
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

A CMOS Transistor-Only 8-B 4.5-Ms/S Pipelined Analog-To-Digital Converter Using Fully-Differential Current-Mode Circuit Techniques

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
1995English

A Low-Power Capacitive Charge Pump Based Pipelined ADC

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
2010English

A Low Power, and Low Signal 5-Bit 25Msamples/S Pipelined ADC for Monolithic Active Pixels

2006English

Design of Pipelined Adc for High Speed Application

International Journal of Advance Engineering and Research Development
2015English

A 6 mW 325 MS/s 8 Bit SAR ADC With Background Offset Calibration

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2017English

An 11-Bit 20-MSample/S Pipelined ADC With OTA Bias Current Regulation to Optimize Power Dissipation

2017English

A Fully Pipelined Memoryless 17.8 GBPS AES-128 Encryptor

2003English

A 270-Ms/S 6-B SAR ADC With Preamplifier Sharing and Self-Locking Comparators

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2015English

MEC3-a Pipelined Zero Suppression and Trigger Matching Chip

IEEE Transactions on Nuclear Science
Electronic EngineeringNuclearNuclear EnergyHigh Energy PhysicsEngineeringElectrical
1995English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy