SOC Test-Architecture Optimization for the Testing of Embedded Cores and Signal-Integrity Faults on Core-External Interconnects

ACM Transactions on Design Automation of Electronic Systems - United States
doi 10.1145/1455229.1455233
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Association for Computing Machinery (ACM)

Related search

On-Chip Bus Architecture Optimization for Multi-Core SoC Systems

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2007English

Test Wrapper Design and Optimization Under Power Constraints for Embedded Cores With Multiple Clock Domains

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
2007English

Placement and Routing for Non-Rectangular Embedded Programmable Logic Cores in SoC Design

English

Delta-Sigma Modulator Based Mixed-Signal BIST Architecture for SoC

English

Integrity Testing of Model Pile With Embedded Accelerometers

DEStech Transactions on Materials Science and Engineering
2017English

Optimization of Test Scheduling and Test Access for ITC-02 SOC Benchmark Circuits

Journal of Computer Science
Computer NetworksSoftwareArtificial IntelligenceCommunications
2009English

A Task-Efficient Sink Node Based on Embedded Multi-Core soC for Internet of Things

Future Generation Computer Systems
HardwareComputer NetworksSoftwareArchitectureCommunications
2018English

Research on Multi-Core Embedded Computer Architecture Based on Cloud Computing

2015English

PUF-based Secure Test Wrapper Design for Cryptographic SoC Testing

2012English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy