Effect of Double-Patterning and Double-Etching on the Line-Edge-Roughness of Multi-Gate Bulk MOSFETs
IEICE Electronics Express - Japan
doi 10.1587/elex.10.20130108
Full Text
Open PDFAbstract
Available in full text
Categories
Date
January 1, 2013
Authors
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)