Evaluating Energy-Efficiency of DRAM Channel Interleaving Schemes for Multithreaded Programs
IEICE Transactions on Information and Systems - Japan
doi 10.1587/transinf.2017edp7296
Full Text
Open PDFAbstract
Available in full text
Categories
Date
September 1, 2018
Authors
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)