A Low-Cost Concurrent Error Detection Technique for Processor Control Logic

doi 10.1145/1403375.1403592
Full Text
Abstract

Available in full text

Date
Authors
Publisher

ACM Press