Investigation of Area and Speed Trade-Offs in FPGA Implementation of an Image Correlation Algorithm

doi 10.1109/cnna.2012.6331455
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

An Efficient FPGA Implementation of AES Algorithm

International Journal of Engineering Research and
2016English

Efficient Implementation of the RDM-QIM Algorithm in an FPGA

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2009English

Implementation of Running Average Background Subtraction Algorithm in FPGA for Image Processing Applications

International Journal of Computer Applications
2013English

Design of an Iterative Image Restoration Algorithm Using Fpga

The International Conference on Electrical Engineering
2006English

Speed Versus Accuracy Trade-Offs in Microarchitectural Simulations

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
2007English

An Implementation of the Run-Length Decode Algorithm Using FPGA

The International Conference on Electrical Engineering
2006English

Algorithm to Image Identification and Artix-7 FPGA Implementation for Adequate Edge Detection.

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2020English

FPGA Implementation of High Speed Digital FIR Filter

International Journal of Advanced Networking Applications
2018English

Grasping at Laws: Speed-Accuracy Trade-Offs in Manual Prehension.

Journal of Experimental Psychology: Human Perception and Performance
ArtsCognitive PsychologyHumanitiesBehavioral NeuroscienceMedicineExperimental
2018English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy