Amanote Research
Register
Sign In
Improving the Fault Tolerance of Nanometric PLA Designs
doi 10.1109/date.2007.364654
Full Text
Open PDF
Abstract
Available in
full text
Date
April 1, 2007
Authors
Federico Angiolini
M. Haykel Ben Jamaa
David Atienza
Luca Benini
Giovanni de Micheli
Publisher
IEEE
Related search
Fault Dynamics of the 1999 Chi-Chi Earthquake: Clues From Nanometric Geochemical Analysis of Fault Gouges
Scientific Reports
Multidisciplinary
Multicast Data Replication Approach for Improving Fault Tolerance in Mobile Ad Hoc Networks
Ciência e Natura
Measuring Masking Fault-Tolerance
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
The Complexity of Adding Failsafe Fault-Tolerance
Dynamic Reconfiguration of 3D Photonic Networks-On-Chip for Maximizing Performance and Improving Fault Tolerance
Fault Tolerance of Self-Organizing Maps
Neural Computing and Applications
Artificial Intelligence
Software
The MAFT Architecture for Distributed Fault Tolerance
IEEE Transactions on Computers
Hardware
Architecture
Mathematics
Computational Theory
Theoretical Computer Science
Software
Application-Aware Byzantine Fault Tolerance
Application-Layer Fault-Tolerance Protocols
