A Simulated Annealing Algorithm Based on Parallel Cluster for Engineering Layout Design

doi 10.1007/978-1-84628-976-7_10
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

Springer London