Toward Kilo-Instruction Processors

Transactions on Architecture and Code Optimization - United States
doi 10.1145/1044823.1044825
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Association for Computing Machinery (ACM)

Related search

Instruction Scheduling for Instruction Level Parallel Processors

Proceedings of the IEEE
Electronic EngineeringElectricalComputer Science
2001English

Scalable Custom Instructions Identification for Instruction-Set Extensible Processors

2004English

Efficient Scheduling and Instruction Selection for Programmable Digital Signal Processors

IEEE Transactions on Signal Processing
Electronic EngineeringSignal ProcessingElectrical
1994English

Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors

English

Instruction Set Extensions for Efficient AES Implementation on 32-Bit Processors

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2006English

Toward Efficient Scheduling of Evolving Computations on Rings of Processors

Journal of Parallel and Distributed Computing
Computer NetworksHardwareCommunicationsArchitectureTheoretical Computer ScienceArtificial IntelligenceSoftware
1996English

Reading Comprehension: Theories and Strategies Toward an Effective Reading Instruction

2019English

Reducing Power of Functional Units in High-Performance Processors by Checking Instruction Codes and Resizing Adders

IET Computers and Digital Techniques
HardwareElectronic EngineeringElectricalArchitectureSoftware
2007English

Toward a Critical-Inclusive Assessment Practice for Library Instruction (Book Review)

Partnership: The Canadian Journal of Library and Information Practice and Research
2019English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy