Hit Rate Maximization by Logical Cache Partitioning in a Multi-Core Environment

Journal of Computer Science - United States
doi 10.3844/jcssp.2014.492.498
Full Text
Abstract

Available in full text

Date
Authors

Unknown

Publisher

Science Publications

Related search

Cache-Aware Virtual Machine Scheduling on Multi-Core Architecture

IEICE Transactions on Information and Systems
Electronic EngineeringPattern RecognitionHardwareComputer VisionElectricalArchitectureArtificial IntelligenceSoftware
2012English

Parallel Trace-Driven Cache Simulation by Time Partitioning

English

Rate Maximization in Multi-Antenna Broadcast Channels With Linear Preprocessing

IEEE Transactions on Wireless Communications
Electronic EngineeringApplied MathematicsComputer Science ApplicationsElectrical
2006English

Weighted Sum Rate Maximization in Full-Duplex Multi-User Multi-Cell MIMO Networks

IEEE Transactions on Communications
Electronic EngineeringElectrical
2017English

Simulation of the Cache Hit Rate for Data Readout at the Tokyo Tier-2 Center

2019English

Static Task Partitioning for Locked Caches in Multi-Core Real-Time Systems

2012English

Adaptive Zone-Aware Multi-Bank on Chip Last Level L2 Cache Partitioning for Chip Multiprocessors

International Journal of Computer Applications
2010English

Distributed Throughput Maximization in Wireless Mesh Networks via Pre-Partitioning

IEEE/ACM Transactions on Networking
Electronic EngineeringComputer NetworksCommunicationsComputer Science ApplicationsElectricalSoftware
2008English

Author Retrospective for Cooperative Cache Partitioning for Chip Multiprocessors

2014English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy