The Choice of Cell Size and the Use of Pre-Calculated Correction Factors in the Analysis of Planar Circuits Using FDTD and TLM
doi 10.1109/euma.2001.339157
Full Text
Open PDFAbstract
Available in full text
Date
October 1, 2001
Authors
Publisher
IEEE