A Buffered Dual-Access-Mode Scheme Designed for Low-Power Highly-Associative Caches

International Journal of Embedded and Real-Time Communication Systems - United States
doi 10.4018/jertcs.2013040103
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IGI Global

Related search

A Dual Mode MPC Scheme for Nonlinear Processes

IFAC Proceedings Volumes
2008English

Novel Nonvolatile Random Access Memory With Si Nanocrystals for Ultra Low Power Scheme

2002English

A Low-Power Scheme for Localization in Wireless Sensor Networks

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2010English

A Dual Grain Hit-Miss Detector for Large Die-Stacked DRAM Caches

2013English

A Low-Complexity Dual-Band Model for Dual-Band Power Amplifiers Based on Volterra Series

Progress In Electromagnetics Research Letters
OpticalElectronicMagnetic Materials
2015English

Optimal Power Allocation Scheme for Non-Orthogonal Multiple Access With Α-Fairness

IEEE Journal on Selected Areas in Communications
Computer NetworksElectronic EngineeringElectricalCommunications
2017English

Dynamic Access and Power Control Scheme for Interference Mitigation in Femtocell Networks

KSII Transactions on Internet and Information Systems
Computer NetworksInformation SystemsCommunications
2015English

Design on ESD Protection Scheme for IC With Power-Down-Mode Operation

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
2004English

Low Power Current Mode ADC for CMOS Sensor IC

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy