Variability-Conscious Circuit Designs for Low-Voltage Memory-Rich Nano-Scale CMOS LSIs

Lecture Notes in Computer Science - Germany
doi 10.1007/978-3-642-17752-1_30
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Springer Berlin Heidelberg

Related search

Novel Low Cost, Double-And-Triple-Node-Upset-Tolerant Latch Designs for Nano-Scale CMOS

IEEE Transactions on Emerging Topics in Computing
Computer Science ApplicationsInformation SystemsComputer ScienceHuman-Computer Interaction
2018English

Techniques for Sub-Threshold Leakage Reduction in Low Power CMOS Circuit Designs

International Journal of Computer Applications
2014English

Temperature-Compensated CMOS Current Reference Circuit for Ultralow-Power Subthreshold LSIs

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2008English

Strain Silicon Optimization for Memory and Logic in Nano-Scale CMOS

2007English

A Low Power and High Accuracy Threshold Voltage Detection Circuit for Flash Memory

2017English

A Low-Voltage CMOS MIN Circuit With 3N+1 Complexity and 10mV/10ns Corner Error

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2013English

Low Voltage SOI Circuit Technology

2001English

A High-Efficient Low-Voltage Rectifier for CMOS Technology

Metrology and Measurement Systems
2016English

Double-Gate Fully-Depleted SOI Transistors for Low-Power High-Performance Nano-Scale Circuit Design

2001English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy