Design of Low Power Novel Gate

International Journal of Advances in Signal and Image Sciences
doi 10.29284/ijasis.2.1.2016.19-23
Full Text
Abstract

Available in full text

Date
Authors
Publisher

XLE Science

Related search

Design & Optimization of Gate-All-Around Tunnel FET for Low Power Applications

International Journal of Engineering and Technology(UAE)
ArchitectureHardwareEngineeringChemical EngineeringBiotechnologyEnvironmental EngineeringComputer Science
2018English

A Novel Latch Design for Low Power Applications

International Journal of Computer Applications
2012English

Sleepy- Gate Diffusion Input (S-Gdi) — Ultra Low Power Technique for Digital Design

International Journal of Innovative Technology and Exploring Engineering
Mechanics of MaterialsElectronic EngineeringCivilStructural EngineeringElectricalComputer Science
2019English

Low Power Current-Mode Threshold Logic Gate Using Nano-Technology Double-Gate MOSFETs

The International Conference on Electrical Engineering
2010English

Double-Gate Fully-Depleted SOI Transistors for Low-Power High-Performance Nano-Scale Circuit Design

2001English

A Novel Design of Single Branch Wideband Rectifier for Low-Power Application

Radioengineering
Electronic EngineeringElectrical
2020English

Low Power Design Methodology

2018English

A Gate-Level Leakage Power Reduction Method for Ultra-Low-Power CMOS Circuits

English

Power Efficient Design of DisplayPort (7.0) Using Low-Voltage Differential Signaling IO Standard via UltraScale Field Programming Gate Arrays

Gyancity Journal of Electronics and Computer Science
2017English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy