Efficient Algorithms for Optimal 4-Bit Reversible Logic System Synthesis

Journal of Applied Mathematics - United States
doi 10.1155/2013/291410
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Hindawi Limited

Related search

Reversible Logic Circuit Synthesis

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Computer Science ApplicationsComputer GraphicsComputer-Aided DesignSoftware
2002English

Reversible Logic Circuit Synthesis

English

Efficient Algorithms for Globally Optimal Trajectories

English

Efficient Reversible Arithmetic Logic Units Designs and Evaluation

2017English

Pac-Learning Recursive Logic Programs: Efficient Algorithms

Journal of Artificial Intelligence Research
Artificial Intelligence
1995English

Optimized Logarithmic Barrel Shifter in Reversible Logic Synthesis

2015English

Fast Exact Toffoli Network Synthesis of Reversible Logic

2007English

Energy-Efficient Approximate Multiplier Design Using Bit Significance-Driven Logic Compression

2017English

Efficient Adder Circuits Based on a Conservative Reversible Logic Gate

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy