Temperature Properties of the Parasitic Resistance of Through-Silicon Vias (TSVs) in High-Frequency 3-D ICs

IEICE Electronics Express - Japan
doi 10.1587/elex.11.20140504
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Related search

Thermal Stress Induced Delamination of Through Silicon Vias in 3-D Interconnects

2010English

Integration of Electrografted Layers for the Metallization of Deep Through Silicon Vias

2012English

Postbond Test of Through-Silicon Vias With Resistive Open Defects

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2019English

A Study of Tapered 3-D TSVs for Power and Thermal Integrity

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2013English

Contactless Heterogeneous 3-D ICs for Smart Sensing Systems

Integration, the VLSI Journal
HardwareElectronic EngineeringElectricalArchitectureSoftware
2018English

Electrical Modeling and Characterization of Through Silicon via for Three-Dimensional ICs

IEEE Transactions on Electron Devices
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2010English

Physical Design Tradeoffs in Power Distribution Networks for 3-D ICs

2010English

Electromagnetic Analysis for Optical Coherence Tomography Based Through Silicon Vias Metrology

Applied Optics
Electronic EngineeringMolecular Physics,EngineeringElectricalAtomicOptics
2019English

High Temperature Mechanical Properties of Partially Sinter-Forged Porous Anisotropic Silicon Nitride

Journal of the Ceramic Society of Japan
Materials ChemistryChemistryCondensed Matter PhysicsCompositesCeramics
2003English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy