Improved Linear Systolic Array for Fast Modular Exponentiation

IEE Proceedings - Computers and Digital Techniques
doi 10.1049/ip-cdt:20000638
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institution of Engineering and Technology (IET)

Related search

Efficient Linear Systolic Array for the Knapsack Problem

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
1992English

A New Modified CMM Modular Exponentiation Algorithm

International Journal of Intelligent Computing Research
2011English

Virtual Systolic Array for QR Decomposition

2013English

Linear Array Pattern Synthesis Using an Improved Multiobjective Genetic Algorithm

Radioengineering
Electronic EngineeringElectrical
2017English

Efficient Systolic-Array Redundancy Architecture for Offline/Online Repair

Electronics (Switzerland)
ControlElectronic EngineeringSignal ProcessingComputer NetworksSystems EngineeringHardwareCommunicationsElectricalArchitecture
2020English

A Systolic Array Architecture for the Discrete Sine Transform

IEEE Transactions on Signal Processing
Electronic EngineeringSignal ProcessingElectrical
2002English

Automatic Modular Abstractions for Linear Constraints

2008English

A Reconfigurable Systolic Array Architecture for Multicarrier Wireless Applications

English

Fast and Accurate 3-D Imaging Algorithm With Linear Array Antennas for UWB Pulse Radars

IEICE Transactions on Communications
Computer NetworksElectronic EngineeringSoftwareElectricalCommunications
2008English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy