A Novel Global Self-Timing Methodology for BSFQ Circuits

IEEE Transactions on Applied Superconductivity - United States
doi 10.1109/tasc.2003.813931
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

A Methodology to Perform Online Self-Testing for Field-Programmable Analog Array Circuits

IEEE Transactions on Instrumentation and Measurement
Electronic EngineeringElectricalInstrumentation
2005English

ALE - A Custom Layout Methodology for Bipolar Integrated Circuits.

English

A Timing Macro Model for Performance Optimization of CMOS Logic Circuits.

English

Post-Placement Voltage Island Generation for Timing-Speculative Circuits

2013English

Replication Timing Networks Reveal a Link Between Transcription Regulatory Circuits and Replication Timing Control

Genome Research
Genetics
2019English

Self-Sustaining Thermophotonic Circuits

Proceedings of the National Academy of Sciences of the United States of America
Multidisciplinary
2019English

Noradrenaline Unmasks Novel Self-Reinforcing Motor Circuits Within the Mammalian Spinal Cord

Journal of Neuroscience
Neuroscience
2006English

A Deep Learning Methodology to Proliferate Golden Signoff Timing

2014English

Construction of a Self-Consistent Landscape for Multistable Gene Regulatory Circuits

Biophysical Journal
Biophysics
2014English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy