Clock Jitter Effect on Switched-Capacitor Filter Design

Fluctuation and Noise Letters - Singapore
doi 10.1142/s0219477506003112
Full Text
Abstract

Available in full text

Date
Authors
Publisher

World Scientific Pub Co Pte Lt

Related search

Microwatt Switched Capacitor Circuit Design

ElectroComponent Science and Technology
1982English

An Investigation of MOS Switched Capacitor Filter Circuits.

English

Delta-Sigma ADC Based on Switched-Capacitor Integrator With FIR Filter Structure

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Electronic EngineeringComputer GraphicsSignal ProcessingApplied MathematicsElectricalComputer-Aided Design
2019English

Design of Switched Capacitor Integrators Using 90nm Technology

CVR Journal of Science & Technology
2014English

Design Considerations for High-Frequency Switched-Capacitor Filters.

English

Switched Capacitor Circuits for V.L.S.I.; A Design Study.

English

Design and Analysis of High-Speed Split-Segmented Switched-Capacitor DACs

Analog Integrated Circuits and Signal Processing
SurfacesSignal ProcessingHardwareArchitectureFilmsCoatings
2017English

Switched Capacitor Quasi-Adiabatic Clocks

2015English

Continuous-Time Delta-Sigma Modulator Using Vector Filter in Feedback Path to Reduce Effect of Clock Jitter and Excess Loop Delay

Analog Integrated Circuits and Signal Processing
SurfacesSignal ProcessingHardwareArchitectureFilmsCoatings
2013English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy