Amanote Research
Register
Sign In
Delay-Constrained Scheduling: Power Efficiency, Filter Design, and Bounds
doi 10.1109/infcom.2004.1354603
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
M.A. Khojastepour
A. Sabharwal
Publisher
IEEE
Related search
Power Constrained Test Scheduling Using Power Profile Manipulation
Energy Efficient Transmission Scheduling for Delay Constrained Wireless Networks
IEEE Transactions on Wireless Communications
Electronic Engineering
Applied Mathematics
Computer Science Applications
Electrical
Efficient Scheduling for Delay Constrained Multi-Rate CDMA Systems
Routing, Scheduling and Power Allocation in Generic OFDMA Wireless Networks: Optimal Design and Efficiently Computable Bounds
IEEE Transactions on Wireless Communications
Electronic Engineering
Applied Mathematics
Computer Science Applications
Electrical
Gate Sizing for Constrained Delay/Power/Area Optimization
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Hardware
Electronic Engineering
Electrical
Architecture
Software
Micro-Power Analog-Filter Design
Semi-Active, Active, and Non-Delay Schedules for the Resource-Constrained Project Scheduling Problem
European Journal of Operational Research
Information Systems
Simulation
Management Science
Management
Computer Science
Modeling
Operations Research
A Branch-And-Bound Algorithm for Quadratically-Constrained Sparse Filter Design
IEEE Transactions on Signal Processing
Electronic Engineering
Signal Processing
Electrical
Scheduling for Indonesia’s Aircraft Wing Structure Design Project With Critical Path Method and Resource-Constrained Project Scheduling
MATEC Web of Conferences
Materials Science
Engineering
Chemistry
