A Threshold Neuron Pruning for a Binarized Deep Neural Network on an FPGA
IEICE Transactions on Information and Systems - Japan
doi 10.1587/transinf.2017rcp0013
Full Text
Open PDFAbstract
Available in full text
Categories
Date
January 1, 2018
Authors
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)