A Threshold Neuron Pruning for a Binarized Deep Neural Network on an FPGA

IEICE Transactions on Information and Systems - Japan
doi 10.1587/transinf.2017rcp0013
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Related search

An Optimal Implementation on FPGA of a Hopfield Neural Network

Advances in Artificial Neural Systems
2011English

A Differential Evolution-Oriented Pruning Neural Network Model for Bankruptcy Prediction

Complexity
MultidisciplinaryComputer Science
2019English

Fast Convex Pruning of Deep Neural Networks

SIAM Journal on Mathematics of Data Science
2020English

Binarized Neural Network With Silicon Nanosheet Synaptic Transistors for Supervised Pattern Classification

Scientific Reports
Multidisciplinary
2019English

Towards an Optimal Set of Initial Weights for a Deep Neural Network Architecture

Neural Network World
HardwareNeuroscienceArchitectureArtificial IntelligenceSoftware
2019English

Preventing Network Intrusion Using Deep Neural Network-A Survey

International Journal of Advance Engineering and Research Development
2017English

An Artificial Deep Neural Network for the Binary Classification of Network Traffic

International Journal of Advanced Computer Science and Applications
Computer Science
2020English

A Deep Neural Network for Identifying DNA N4-Methylcytosine Sites

Frontiers in Genetics
GeneticsMolecular Medicine
2020English

A Deep Convolutional Neural Network Framework for Lung Cancer Detection

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy