Towards an Ultra-Low-Power Architecture Using Single-Electron Tunneling Transistors

Proceedings - Design Automation Conference - China
doi 10.1145/1278480.1278560
Full Text
Abstract

Available in full text

Date
Authors
Publisher

ACM Press

Related search

YodaNN: An Architecture for Ultra-Low Power Binary-Weight CNN Acceleration

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
2018English

Towards a Pattern-Based System Architecture for a Low Power, Low Cost Ultra-Light Aircraft Flight Controller

Software Engineering (Science Publishing Group)
2019English

Single-Electron Transistors: Bottom-Up Single-Electron Transistors (Adv. Mater. 42/2017)

Advanced Materials
Mechanics of MaterialsMaterials ScienceNanotechnologyMechanical EngineeringNanoscience
2017English

Germanium-Source Tunnel Field Effect Transistors for Ultra-Low Power Digital Logic

2012English

“Size-Independent” Single-Electron Tunneling

Journal of Physical Chemistry Letters
Materials ScienceNanotechnologyPhysicalTheoretical ChemistryNanoscience
2015English

Low Thermal Power Electron Beam Annealing of Scanning Tunneling Microscope Tips

Review of Scientific Instruments
MedicineInstrumentation
1997English

Inexact-Aware Architecture Design for Ultra-Low Power Bio-Signal Analysis

IET Computers and Digital Techniques
HardwareElectronic EngineeringElectricalArchitectureSoftware
2016English

Modular Architecture for Ultra Low Power Switched-Capacitor DC-DC Converters

2012English

Multi-Core Architecture Design for Ultra-Low-Power Wearable Health Monitoring Systems

2012English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy