A Low-Jitter 125-1250-MHz Process-Independent and Ripple-Poleless 0.18-Μm CMOS PLL Based on a Sample-Reset Loop Filter
IEEE Journal of Solid-State Circuits - United States
doi 10.1109/4.962287
Full Text
Open PDFAbstract
Available in full text
Date
January 1, 2001
Authors
Publisher
Institute of Electrical and Electronics Engineers (IEEE)