A Low Power, Small Area Cyclic Time-To-Digital Converter in All-Digital PLL for DVB-S2 Application

Journal of Semiconductor Technology and Science - South Korea
doi 10.5573/jsts.2013.13.2.145
Full Text
Abstract

Available in full text

Date
Authors
Publisher

The Institute of Electronics Engineers of Korea

Related search

Ultra Low Power Analog to Digital Converter for Biomedical Applications

English

A Review on Design and Analysis of Low Power PLL for Digital Applications

International Journal for Research in Applied Science and Engineering Technology
2018English

A Digital Implementation of the Time-Optimal PLL

Transactions of the Society of Instrument and Control Engineers
1995English

Low Power Folding and Interpolating Analog to Digital Converter Using 180nm Technology

International Journal of Advance Engineering and Research Development
2014English

Discrete-Time Modelling and Experimental Validation of an All-Digital PLL for Clock-Generating Networks

2016English

Design and Analysis of Low Power Analog to Digital Converter Using CMOS Technology

IARJSET
2017English

An All-Digital Single-Chip Symbol Synchronizer and Channel Decoder for DVB

1997English

A Multi-Channel Time-To-Digital Converter Chip for Drift Chamber Readout

IEEE Transactions on Nuclear Science
Electronic EngineeringNuclearNuclear EnergyHigh Energy PhysicsEngineeringElectrical
1996English

A 17ps Time-To-Digital Converter Implemented in 65nm FPGA Technology

2009English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy